Sim/circuit9
This is a sequential circuit. Read the simulation waveforms to determine what the circuit does, then implement it.
module top_module ( input clk, input a, output [3:0] q ); always @(posedge clk) begin if(a) q<=4'd4; else if(q<6) begin q<=q+4'b1; end else q<=4'b0; end endmodule
还没有评论,来说两句吧...